Efficient Pipelined Broadcast with Monitoring Processing Node Status on a Multi-Core Processor
نویسندگان
چکیده
منابع مشابه
Energy Efficient Multi-Core Processing
This paper evaluates the present state of the art of energy-efficient embedded processor design techniques and demonstrates, how small, variable-architecture embedded processors may exploit a run-time minimal architectural synthesis technique to achieve greater energy and area efficiency whilst maintaining performance. The picoMIPS architecture is presented, inspired by the MIPS, as an example ...
متن کاملEfficient Implementation of XPath Processor on Multi-Core CPUs
Current XPath processors use direct approach to query evaluation which is quite inefficient in some cases and usually implemented serially. This may be a problem in case of processing complex queries on large documents. We propose algorithms and XML indexing techniques which are more efficient and which can utilize standard parallel templates. Our implementation is highly scalable and outperfor...
متن کاملParallel Knowledge Embedding with MapReduce on a Multi-core Processor
This article firstly attempts to explore parallel algorithms of learning distributed representations for both entities and relations in large-scale knowledge repositories with MapReduce programming model on a multi-core processor. We accelerate the training progress of a canonical knowledge embedding method, i.e. translating embedding (TransE) model, by dividing a whole knowledge repository int...
متن کاملParallel Processing Letters a Pipelined Broadcast for Multidimensional Meshes
and ROBERT VAN DE GEIJN Department of Computer Sciences, University of Texas at Austin, Austin, Texas 78712, USA Received (received date) Revised (revised date) Communicated by (Name of Editor) ABSTRACT We address the problem of performing a pipelined broadcast on a mesh architecture. Meshes require a di erent approach than other topologies, and their very nature puts a tighter bound on the per...
متن کاملDesign and Implementation of Power Efficient Micro Pipelined GALS Based 2-D FFT Processor Core
Today’s complex SOC solutions demand low power processors. Synchronous processors which consume conveniently replaced by low power delay-insensitive (DI) asynchronous logic. In this paper, a Micro-pipelined GALS based 2D Fast Fourier Transform [FFT] Processor is designed and implemented to perform power, area and timing analysis. The implemented design has given power advantage of 78.22% and ti...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Mathematics
سال: 2019
ISSN: 2227-7390
DOI: 10.3390/math7121159